

What is claimed is:

1. A memory device, comprising:
a substrate with a plurality of deep trenches,
wherein the deep trenches in the adjacent rows
are staggered;
a plurality of deep trench capacitors disposed in
the deep trenches of the substrate
respectively;
a plurality of control gates disposed on the deep
trench capacitors respectively;
a plurality of word lines disposed on the control
gates respectively along a first direction,
each word line being electrically coupled to
the control gate thereunder;
a plurality of diffusion regions disposed in the
substrate and surrounding the deep trenches
respectively to serve as sources of vertical
transistors, wherein each diffusion region is
electrically connected to the surrounding deep
trench capacitor;
a plurality of active areas disposed on the rows of
the control gates respectively along a second
direction, wherein the regions where each
active area overlaps the control gates have at
least one indentation; and
a plurality of drains disposed in the active areas
beside each word line.

1 2. The memory device as claimed in claim 1,
2 wherein the first direction is essentially perpendicular
3 to the second direction.

1 3. The memory device as claimed in claim 1,
2 wherein each active area has normal portions and recessed
3 portions, each recessed portion is disposed between two
4 normal portions, and each of the recessed portions
5 overlaps one of the control gates thereunder and has an
6 indentation on both sides.

1 4. The memory device as claimed in claim 3,
2 wherein each normal portion has a first width, and each
3 recessed portion has a second width smaller than the
4 first width.

1 5. The memory device as claimed in claim 4,
2 wherein each normal portion has a lateral surface on both
3 side, and each recessed portion has two slanted surfaces
4 and a plane surface, and, relative to the lateral
5 surface, each plane surface has a width diminution.

1 6. The memory device as claimed in claim 5,
2 wherein the angle of the lateral surface relative to the
3 slanted surface is 135°.

1 7. The memory device as claimed in claim 1,
2 wherein the word lines are composed of polysilicon.

1 8. The memory device as claimed in claim 1,
2 further comprising a plurality of bit lines disposed on

3 the active areas, and electrically coupled to the drains
4 thereunder respectively.

1 9. A method for forming memory device, comprising:
2 forming a plurality of deep trenches in a substrate;
3 forming a deep trench capacitor in each deep trench;
4 forming a diffusion region surrounding each deep
5 trench capacitor in the substrate;
6 forming a control gate on each deep trench
7 capacitor;
8 forming a word line on each control gate along a
9 first direction;
10 forming an active area corresponding to one row of
11 the control gates, wherein the regions
12 overlapping the active area and the control
13 gates have an indentation on both sides; and
14 forming two drains on the active area beside the
15 word line using the word line as a mask.

1 10. The method as claimed in claim 9, wherein each
2 active area have normal portions and recessed portions,
3 each recessed portion is disposed between two normal
4 portions, and each of the recessed portions overlaps one
5 of the control gates thereunder and has an indentation on
6 both sides.

1 11. The method as claimed in claim 10, wherein each
2 normal portion has a first width, and each recessed
3 portion has a second width smaller than the first width.

1 12. The method as claimed in claim 11, wherein each
2 normal portion has a lateral surface on both sides, and

3 each recessed portion has two slanted surfaces and a
4 plane surface, and, relative to the lateral surface, each
5 plane surface has a width diminution.

1 13. The method as claimed in claim 12, wherein the
2 angle of the lateral surface relative to the plane
3 surface is 135°.

1 14. The method as claimed in claim 9, further
2 comprising a step of forming an isolation layer between
3 each deep trench capacitor and each control gate.

1 15. The method as claimed in claim 9, further
2 comprising a step of forming a bit line on the active
3 area, wherein the bit line is electrically coupled to the
4 drains in the active areas by bit line contacts.